


Read PDF

DESIGN SPACE EXPLORATION OF NETWORK-ON-CHIP AT SYSTEM LEVEL



LAP Lambert Academic Publishing Jan 2012, 2012. Taschenbuch. Book Condition: Neu. 220x150x10 mm. Neuware - About the Book: The goal of this text is to help students, researchers and academicians, who are working in the field of CAD for VLSI. Network-on-Chip(NoC) has been recently developed as an on-chip communication solution for System-on-Chip(SoC) design. This paradigm supports various communication resources at a time and overcomes the limitations of bus-based System. Design space exploration methodology at system level reduces the time-to-market pressure...

Read PDF Design Space Exploration of Network-on-Chip at System level

- Authored by Rabindra Kumar Jena
- Released at 2012



Filesize: 8.09 MB

Reviews

It is an incredible ebook that we actually have ever study. This is certainly for all those who statte that there had not been a worthy of looking at. I am just pleased to inform you that this is the very best publication i have got go through during my individual daily life and can be he best ebook for possibly.

-- **Clarabelle Marvin**

This created publication is excellent. it had been writtern extremely perfectly and helpful. You will like the way the writer compose this ebook.

-- **Brenden Sauer**

Absolutely one of the best pdf We have ever read. I really could comprehended every little thing using this written e book. I am easily could get a satisfaction of reading a written publication.

-- **Dr. Odie Hamill**